Approved for public release; distribution unlimited. Microwave device fabrication and evaluation in conjun,.tion with ion implantation has been se.ected to provide a benchmark technology !or evau.iation of semi-insulating GaAs and InP grown at NRL and elsewhere. Devices have been processed by a combination of conventional contact photolithography and 1:toff techniques to achieve geometries with linewidths as small as 0.8 microns. A plasma deposited layer of Si@N4 has been employed as an annealing encapsulant at temperatures between 80C and 850,;6 for 15-30 minutes-(Continues) 20. Abstract (Continued) (GaAs) or 700'rc-750,C for 15 minutes (InP). Si and Se were used as the principal implant species. During this period, the Si3Nj encapsulation process and the fabrication of GaAs FETs with one micron gate lengths and noise figures below 2.4 dB at 6 GHz have become routine. Both lo'w le'iel-and high level Si implantation into GaAs and InP have been ornlored with encouraging results. Extended (8000X) n type low level ion implanted layers in GaAs with activated free carrier concentrations as low as 3x10 1 6 cm" 3 have been achieved using NRL undoped semi-insulating GaAs substrates. These layers have been fabricated into the first all ion implanted GaAs TEDs. Ion implanted Si extended layers (3000X) were also formed in NRL iron doped semi-insulating InP substrates. Here the lowest achieved carrier concentration was 1--2x10 1 7 cm' 3 as the result of the high iron level (1-2x101 6 cm 3 ) in the substrates. These layers were subsequently processed into the first all ion implanted InP TEDs which delivered as much as 106 mW of power at 2.1 GHz when operated as free running oscillators. High level Si ion implanted n+ contacts were successfully employed on-both InP and GaAs FETs and resulted in improvements in Noth noise figure and gain.
The most consistently good GaAs FET microwave performance was obtained using Se ion implantation into NRL undoped substrates to form the channel or with VPE channel layers grown on Cr doped semi-insulating substrates obtained from private industry. Noise figures as low as 1.7 dB at 6 GHz were obtained on the VPE channel GaAs FETs with one micron gate lengths while ion implanted channel GaAs FETs of equivalent geometry had noise figures about 0.5 dB higher at 6 GHz. Si ion implanted InP FFTs displayed noise figures as low as 3.1 dB at 6 GHz. The first InP FETs with Se ion implanted channels were fabricated. For ion implanted FETs, the addition of the n+ layer was iound necessary to achieve the low noise figures quoted above.
" Difference in microwave performance between ion implanted channel and epitaxial channel (industrially supplied) GaAs FETs was systemmatically correlated with various materials parameters such as mobility and light sensitivity and with static FET characteristics such as looping, backside gating, pinch-off voltage and transconductance. Experimental results indicate that good microwave performance can be obtained even ti 1 -ough a few of the static or material characteristics are independently judged to be substandard. (1) as a semi-insulating GaAs qualification technique and materials characterization tool and (2) aa a routine method of producing thin conducting layers on semi-insulating substrates suitable for fabrication into microwave devices.
The integrity of GaAs semi-insulating substraLes has been of vital concern to the microwave device community for roughly ten years and has provided the stimulus for this work at NRL. In a previous report, NRL Memorandum 4020, the problems associated with GaAs semi-insulating substrates are described and will not be repeated here.
The ion implantation effort at NRL is broad-based and deals primarily with 
VI. has only shown n type activity at atomic concentrations of 2xWOi cm , and although it has demonstrated activation as high as 50% with measured mobilities of 4300 cm 2 /V.sec, it has not shown a consistent activation pattern even at this high concentration.
It has proven possible to obtain active layers with doping as low as 3x10 Implants suitable for planar InP TEDs were also investigated. As a result of the ralatively high iron background in NRL iron-doped semi-insulating InP 17-3 substrates, n type activity could not be achieved much below lxlO 17cm in those
substrates. This value is 5-10 times higher than that considered optimum for planar TEDs. However, it was deemed worthwhile to fabricate TEDs using extenoad (3000R) ion implanted layers with doping levels near xlTo achieve a uniformly doped extended layer, a triple Si implant was used. 
GaAs FET CHARACTERIZATION -EXPERIMENTAL
The FET characterization sequence is shown in Figure 6 . Note that signifi- The NRL objective has been to provide semi-insulating GaAs of such quality that a buffer layer is unnecessary. The GaAs materials effort at NRL has centered on the growth of high purity undoped semi-insulating GaAs by 1 the pyrolytic boron nitride encapsulation technique.
NRL ion implanted FETs fabricated on this material will be described in the next section.
GaAs FET CHARACTERIZATION RESULTS
Improvements in NRL FET process technology have resulted in routine processing of one micron gate length devices with noise figures less than 2.5 dB at 6 2 GHz, provided that the GaAs material is of "good" quality. are more than I dB lower than those obtained one year ago and the best 6 GHz noise figures (1.7-1.8 dB) are no more than 0.4 dB above that theoretically predicted for the NRL FET geometry.2 The best small signal performance is depicted in Fig. 7 . The ion implanted FET was fabricated on NRL undoped semi-insulating + GaAs (wafer #8) using a Se implant for the channel and a Si implant for n ohmic contacts. The gate recess is not optimum on the ion implanted FET and this resulted in a relatively high source resistance (15-20 ohms) which reduced the transconductance and increased the noise figures. Had this non-optimum recess not occurred, it is believed that the noise figure would have been significantly lower than it was. Figures 8 and 9 show the doping profiles and the saturated velocity profiles, respectively for the FETs whose microwave performance is shown in Figure 6 . Note the sharp roll off of the doping profiles and the high velocity almost to the interface with the substrate for both FET types. These characteristics are judged to be desirable and generally relate to outstanding microwave FET performance.
Of the various types of GaAs material that was processed, the most consistently good microwave performance was obtained from NRL undoped semi-insulating substrates (5-43-L) ion implanted with Se and from industrially supplied VPE channels grown with/without buffer layers on chromium dopea semi-insulating substrates. However, a sufficient data base has not been generated to recommend the use of one type of channel formation techniques over another or the exclusive use of any one type of substrate material. The use of a buffer layer is still warranted in some cases; however, ion implantation directly into undoped semi-insulating substrates presents an attractive alternate to the buffer layer.
The problem of sorting out these material parameters which distinguish a poor performing FET from a good performer are exceedingly complex and beyond the relatively small effort employed here. However, some general conclusions can be drawn from the FET results obtained on various GaAs materials. In order to do this, it will be necessary to examine Tables 1 and 2 which list a variety of experimental parameters measured on FETs fabricated on different sources of material. All attempts were made to keep the procesqing parameters as uniform as possible from run to run except for the gate recess which was not used on all runs as indicated in Table 2 . Table 3 
